Search All of the Math Forum:
Views expressed in these public forums are not endorsed by
Drexel University or The Math Forum.
|
|
|
|
"Accelerate FPGA Design Using Simulink HDL Coder "- Free Webinar- October 19th
Posted:
Oct 18, 2010 1:48 PM
|
|
"Accelerate FPGA Design Using Simulink HDL Coder "- Free Webinar- October 19th
Register now:
9:00am U.S. EDT session: http://bit.ly/b29lwp
2:00pm U.S. EDT session: http://bit.ly/cRSbvm
In this webinar you will learn how you can leverage Simulink HDL Coder to accelerate your FPGA design cycle and avoid costly mistakes. Using Simulink and Simulink HDL Coder you can do rapid prototyping on FPGAs or implement your design on ASICs and FPGAs.
Presenter Stephan van Beek will demonstrate the latest enhancements to Simulink HDL Coder, which generates synthesizable Verilog® and VHDL® code from Simulink models, MATLAB code, and Stateflow charts.
Topics include:
-Simulink system level design
-Automatic HDL code generation using Simulink HDL Coder
-Optimization techniques for efficient FPGA implementation
-HDL Workflow Advisor
-Code Traceability for safety critical applications like DO-254
Please allow 60 minutes to attend this webinar. A Q&A session will follow the presentation and demos.
Register now:
9:00am U.S. EDT session: http://bit.ly/b29lwp
2:00pm U.S. EDT session: http://bit.ly/cRSbvm
|
|
|
|
